I/O Design Engineer

VMware · Cloud, Infra & DevTools · Singapore-Yishun

Singapore-YishunIngeniería31 de agosto de 2026Leído en Workday
Presencial

Vigencia de la oferta

ActivaVerificada en el sitio del editor hace 3 h

Todavía listada por el editor, publicada hace menos de un mes.

  • Activa desde hace 16 d
  • VMware retira sus ofertas al cabo de 18 d de mediana (28 ofertas cerradas observadas)

Comprobado cada seis horas en el sitio del editor. La antigüedad cuenta desde la fecha de publicación original, incluso tras una republicación.

Descripción

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Role Overview

Broadcom’s Central Engineering Group is seeking an I/O Design Engineer with experience in analog and mixed-signal IC design. The candidate will contribute to the design and verification of a broad range of IP and I/Os, including leading-edge AI programs on advanced nodes. Joining a world-class team of engineers with a highly collaborative culture, the role offers opportunities for growth and development.

Responsibilities

  • Design of CMOS I/O, high-precision bandgap references, op-amps, comparators and power-on-reset circuits.
  • Run simulations to validate AC/DC performance, signal integrity, jitter and power.
  • Perform transistor reliability and EMIR analysis.
  • Work closely with layout teams to oversee physical design and verification.
  • Build Verilog, Synopsys Liberty and IBIS models.
  • Create and maintain detailed technical documentation, including datasheets, application notes and integration guides.
  • Support chip-level integration and silicon bring-up in test chips and customer products.

Technical Skills and Requirements

  • MS or PhD in Electrical Engineering.
  • 6+ years of I/O or analog circuit design experience.
  • Deep proficiency in Cadence Virtuoso Schematic/Layout capture and SPICE/Spectre circuit simulation.
  • Solid foundation in I/O protocols including GPIO, I2C, I3C, eMMC, RGMII and SPMI.
  • Familiarity with ESD, EMI and Signal Integrity.
  • Experience with advanced CMOS FinFET and GAA process nodes, including features, technology limitations and PPA tradeoffs.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

En resumen

Publicada el 31 de agosto de 2026 · vista por primera vez el 6 de septiembre de 2026

Ofertas similares