Analog/Mixed Signal IC Design Engineer (Principal/Staff)

VMware · Cloud, Infra & DevTools · Singapore-Yishun

Singapore-YishunIngénierie21 juillet 2026Lu sur Workday
Sur siteStaff / Principal

Fraîcheur de l'offre

Plus d'un moisVérifiée chez l'éditeur il y a 6 h

En ligne depuis plus d'un mois. Le poste est sans doute encore ouvert, mais le recruteur a déjà reçu des candidatures.

  • En ligne depuis 56 j
  • VMware retire ses offres au bout de 19 j en médiane (21 offres closes observées)

Relevé toutes les six heures sur le site de l'éditeur. L'âge compte depuis la date de publication d'origine, même après une republication.

Description

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Description

Analog/Mixed Signal IC Design Engineer:

This position is part of a highly skilled multi-geographical team tasked with the development of high speed analog, mixed-signal IPs covering HBM, UCIe, and many others areas using the latest A14, 2nm and 3nm CMOS technology. The team will be developing  key differentiating IPs used in the Artificial Intelligence, Machine Learning, High Performance Computing and Hyper-Scale Data Center markets. Each member of the team is expected to be committed to the team success, create new innovation, and ensure customer usage satisfaction with first time right quality mindset.

Responsibilities: 

Design, pre-layout and post-layout verification of circuits to be used as part of state-of-the-art integrated circuits including:

  • High speed mixed-signal design
  • High speed clock distribution networks
  • High speed RX & TX s design

This role involves

  • Developing circuit schematics, performing detailed layout reviews and performing all necessary verification/simulations.
  • Optimizing circuits in high speed paths for low jitter and low power.
  • Conducting design reviews and creating slides and other associated documentation.
  • Assisting IP integration into SOCs
  • Providing guidance to validation engineers or be involve in initial silicon bring-up, debug, and characterization

Knowledge and Experience:  

  • The position requires extensive experience with designing high-speed custom analog and digital circuits in area(s) like Serdes, HBM, UCIe and PLL.
  • The candidate should be extremely familiar with the use of the Cadence Virtuoso tool suite to design and verify high-speed custom circuits, including
    • Virtuoso schematic capture and layout & Spectre circuit simulator.
    • Virtuoso Analog Design Environment (ADE) – Explorer, Assembler, etc.
  • Design experience in advanced CMOS nodes is required; FinFET design experience is a plus.
  • The ideal candidate will have wide-ranging experience, with a demonstrated ability to rely on both thorough understanding of engineering fundamentals and design creativity to solve circuit design problems.
  • Candidate with the follow ability will be advantages:
    • Demonstrated ability to clearly present their work to other circuit designers and to non-experts as well.
    • Ability to perform matlab, AMI or 3D modeling of their highspeed design.
    • Good knowledge of industry standard interface specification and show the ability to explain/reason on the high speed design definition(s).

Education:

  • Bachelor/Master/PhD in Electrical/Electronic Engineering with 10+ years of related experience is preferred.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Stack repérée

En bref

Publiée le 21 juillet 2026 · vue pour la première fois le 6 septembre 2026

Offres similaires